The data acqui sition architecture planned for experiment E802 is described. A VAX 11/785 will be front-ended by a VME-based array of 68000-family microprocessors, which will be used as intelligent CAMAC crate controllers, event builders, anl to aug ment the computing power of the VAX for on:-line analysis of the data.
A typical event is expected to contain 5000 bytes.
The E802 data acquisition architecture will rely on distributed intelligence, located principally in VME crates, to perform sparse data scans. Non-zero descriptors will be read into VME buffer memories by intelligent crate controllers designed for efficient block transfers and list processing. A dedicated processor residing hi the VME crates will format the events for transmission to the VAX 11/785 [1] host, where the data will be recorded on magnetic tape or optical disk.
Reconstruction of events with large multiplicity using largely projective geometry in the tracking chambers is a task which consumes enormous amounts of computing power.
Our present estimates, based on Monte Carlo simulations of real events, indicate that data acquired in ten weeks of running will require on the order of ten years of VAX 11/785 CPU time to analyze completely. We will, therefore, augment the power of the VAX with that of an array of processor elements residing in the VME crates. Each processor element will have approximately the power of one VAX 11/780. The price of each processor element and 1 Mbyte of associated memory is about $1OK. Processormemory communication takes place over a private (VMX) bus, so that a large nunber of these processors can be connected with a gain in processing power linear with the number of elements (i.e., no saturation due to limited bandwidth of the global bus).
The present goal is to implement an array of processors with a power of lOx VAX 11/780. The list of applications to which such an array can be applied is large. It is crucial that we have enough computing power to subject a non-trivial sample of the data stream to a complete or-line analysis. It is also important, given the complexity of the experiment, to be able to monitor the performance of each detector subsystem independently during the experiment.
Finally, software cuts will be necessary to reduce the hardware trigger rate (about 103 sec t) to an event rate which can be recorded (about 50 sec71).
It is anticipated that, during the experiment, roughly half of the processors in the array will be histogramming data for diagnostic purposes and generating live displays of these histograms while the remaining processors will be either implementing these software cuts The VAX 11/785 will be configured with 6 Mbyte of memory, dual magnetic tape transports interfaced to the S.I, and two UNIbuses: One will be used to support the disk controller, the serial ports, and an Ethernet connection to other VAX installations at BNL. The second will be dedicated to the acquisition of data from the VME crates.
The connection to the VME crates is made via a DRll/W-type device connected to the UNThus and a similar device residing in the master VME crate. Da ta is transferred to/from the VAX memory by DMA block transfers controlled by these devices.
Management of the VME Crates
The VME subsystem is managed by a microcomputer ("the Chairman") based on the 68010 processor. It is accompanied by a 512 Kbyte dual ported (VME-VMX) memory.
Both boards are manufactured by DataSud Systems. In the E802 system, the Chairman is resporsible for all movements to/from the VAX as well as for synchronizing the activities of the various crate corrtrollers and of the processor elements.
CAMAC Crate Controllers
Approximately 15 CAMAC crates will be used in E802.
Estimates of the times necessary to read out these crates using, for example, 3 parallel branch highways, led to the conclusion that this approach would not be fast enough. This is due, in part, to the slow speed of the branch highway, as well as to the need to read 5 crates sequentially.
It was decided, therefore, to interface each CAMAC crate to an intelligent controller. The approach to be described is predicated on the presence of a bit register in each crate; the bit pattern allows the crate controller to read only the relevant devices for each event.
The CAMAC interface utilizes a Kinetic Systems Model 3920 crate controller connected to a XYCOM XVME-080 intelligent prototype module with interface circuitry under design at BNL. The XVME-080 is based on a 10 MHz 68000 microprocessor; it includes address decoding and handshake signals for custom circuitry to be supplied by the user.
The BNL interface will memory-map the NAFs for the crate into a portion of the 68000's address space. It is meant to be optimized for executing lists of 16 bit CAMAC reads. Such a list can be executed at 1.3 ilsec/transfer. This is accomplished by asserting DTACK at CAMAC Si time, allowing the transfer of the CAMAC data to 68000 memory in parallel with the remainder of the CAMAC cycle. The cost of both parts of the crate interface will be about $3K.
The CAMAC interface will be activated by a front panel interrupt (event trigger). It 
Assembly of an Event
The time scale for one type of event assembly is shown in Fig. 3 3) Adequate memory ("lMbyte) with a private (VMX) connection to the processor must be available .
Based on these criteria, the 1btorola MVME130-MVME204 board set was chosen. The CPU is a 68020 microprocessor, for which there is now available a floating point co-processor. The MVME204 is a lMbyte dualported memory. The 68020 has been benchmarked [2] by the CERN EF-Division, without a floating point coprocessor. For Integer benchmarks, the 68020 was at least as powerful as a VAX 11/780. The MVME130 includes memory management hardware, which is a necessity for the stability of any multiprocessor array.
An important consideration in this choice was the availability of an appropriate language. The realtime Fortran [3] developed for the 68000 family of microprocessors by the T1JA experiment at CERN was extremely attractive in this sense, since it is largel'y an implementation of VAX Fortran with some important extensions for real-time use. Extension of this cross-compiler to take advantage of the enhanced instruction set of the 68020 is in progress.
Software
We anticipate implementing two major data analysis programs for on-line use: EBOOK will exist on both the VAX and on the processor elements in a somewhat smaller version. In addition, LULU [4] will be used on the VAX as a debugging facility for subroutines to be run in the processor elements as well as for data analysis. Discussions are underway to find a smaller incarnation of LUJLU which can run effectively in the processor elements as well.
Summary and Present Status
The E802 data acquisition architecture relies heavily on distributed processing to read a large number of devices and to provide on-line analysis necessary for the monitoring of experimental hardware.
The system described is under contruction; although most hardware decisions have been made, much of the hardware has yet to arrive at BNL.
It is expected, howeaver, that a first implementation will be operative by early 1986.
